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Abstract—Modern and future ultra-deep-submicron (UDSM)
technologies introduce several new problems in analog design.
Nonlinear output conductance in combination with reduced
voltage gain pose limits in linearity of (feedback) circuits.
Gate-leakage mismatch exceeds conventional matching toler-
ances. Increasing area does not improve matching anymore,
except if higher power consumption is accepted or if active can-
cellation techniques are used. Another issue is the drop in supply
voltages. Operating critical parts at higher supply voltages by
exploiting combinations of thin- and thick-oxide transistors can
solve this problem. Composite transistors are presented to solve
this problem in a practical way. Practical rules of thumb based on
measurements are derived for the above phenomena.
Index Terms—Analog design, breakdown, CMOS, distortion,
evolution, future performance, gate leakage, low power, low
voltage, mismatch, scaling, technology, UDSM.
I. INTRODUCTION
THE evolution in CMOS technology is motivated bydecreasing price-per-performance for digital circuitry;
its pace is determined by Moore’s Law. To ensure sufficient
lifetime for digital circuitry and to keep power consumption at
an acceptable level, the dimension-shrink is accompanied by
lowering of nominal supply voltages. While this evolution in
CMOS technology is by definition very beneficial for digital,
this is not so for analog circuits [1]–[3].
Contemporary ICs are mixed-signal systems consisting of a
large digital core including amongst others a CPU or DSP and
memory, often surrounded by several analog interface blocks
such as I/O, D/A, and A/D converters, RF front ends, and more.
From an integration point of view all these functions would
ideally be integrated on a single die. In this case the analog
electronics must be realized on the same die as the digital
core and consequently must cope with the CMOS evolution
dictated by the digital circuit. This paper discusses a number
of issues for analog designs in modern and future ultra deep
submicron (UDSM) CMOS processes and possible ways to
maintain performance [3].
CMOS evolution has come to a point where for analog
circuits new phenomena need to be taken into account. A major
issue is the decreasing supply voltage. Although the supply
voltage has dropped from 5 V in the early nineties down to 1.2 V
today, most analog circuits can still be designed. However, a
further drop in supply voltages is expected to cause serious
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roadblocks for analog circuits, because the signal headroom
becomes too small to design circuits with sufficient signal
integrity at reasonable power consumption levels. Although
the analog transistor properties do not really get worse when
comparing them at identical bias conditions, lower supply
voltages require biasing at lower operating voltages which
results in worse transistor properties, and hence yield circuits
with lower performance.
A second issue is gate leakage. Gate leakage will increase
drastically when migrating to newer technologies. When the
gate oxide thickness is reduced with the equivalent of one
atomic layer, the gate current increases by approximately
one order of magnitude. Despite technological remedies, gate
leakage will become part of analog design-especially for long
transistors; e.g., in 65 nm technology the current gain of a
MOSFET will be as small as unity for a channel length of
30 m. In this paper, we introduce a bias insensitive frequency
for quick estimation of the effect of gate leakage. Another
issue is gate leakage current mismatch. For large area (long
) transistors mismatch will be dominated by gate leakage
mismatch. This effect puts a new upper limit on achievable
matching performance. This problem can be coped with by
accepting increased power consumption or by using active
cancellation techniques.
This paper is organized as follows. Section II reviews the
implications of going to lower supply voltages. Section III
discusses the trend in a number of bare transistor properties,
also illustrating that lower supply voltages degrade circuit
performance. In Section IV is introduced while its use and
applications are discussed in Section V. Section VI discusses
a solution for the reduced nominal supply voltage aspects of
newer CMOS generations: operating analog circuits at rela-
tively high voltages, using thick oxide transistors and composite
high-voltage transistors.
II. FUNDAMENTAL IMPLICATIONS OF LOWER
SUPPLY VOLTAGES
From a circuit point of view, plain physics dictates that the
power consumption of analog circuits is proportional to the
level of signal integrity (e.g., the signal-to-noise ratio, SNR,
or the signal-to-noise and distortion ratio, SINAD) and to the
signal frequency [4]–[6]. In other words: for analog circuits
more performance comes at the cost of higher power consump-
tion. There is a factor between the actual and the fundamental
minimum power consumption that takes into account imple-
mentation overhead, margins in operating conditions and device
spread. A common observation in all power-performance rela-
tions is that power consumption rises with decreasing supply
voltages. Appendix A presents a short review of a number of
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Fig. 1. Minimum power consumption for an (arbitrary) analog circuit (see
Appendix A) with fixed topology and performance as a function of the supply
voltage, for four technologies. Pushpins correspond to the power consumption
in a technology at the nominal supply voltage for each CMOS process.
power-performance relations and discusses exceptions to the
“rule.”
For a given power budget the performance drops when
migrating to newer technologies, simply because of their lower
supply voltages. This is probably the single most important
effect that (fundamentally and practically) complicates analog
designs at low supply voltages. For Fig. 1, a simple unity gain
voltage buffer with fixed topology, fixed performance and fixed
technology was optimized for minimum power consumption;
see also Appendix A. In the optimization process, signal swing,
all bias conditions of transistors and device dimensions were
optimized [6]. It follows that the minimum power consumption
increases with decreasing supply voltages. However, at constant
supply voltage, porting the circuit to a newer technology lowers
the required power consumption.
III. SCALING OF CONVENTIONAL TRANSISTOR PROPERTIES
Apart from issues at circuit level, basic transistor properties
also change with CMOS technology evolution. This section re-
views a few important properties.
A. DC Properties at Constant Voltage Headroom
This section presents the trend in dc properties of MOS
transistors at constant voltage headroom under typical
analog operating conditions (low gate-overdrive voltage ).
Note that these conditions are usually not satisfied when porting
designs to newer technologies because of decreasing nominal
supply voltages. For reasons of clarity, it is however a fair
condition for the comparison of bare transistor properties.
Low-distortion at quasi-dc frequencies is relevant for many
analog circuits. Typically, quasi-dc distortion may be due to
nonlinearities in the transistors’ transconductances and in their
output conductances. However, nonlinearities of transconduc-
tances are usually not very relevant as they are more or less
constant over technologies (under comparable biasing) and
because the signal swing is usually low in a feedback
or amplifier configuration. Fig. 2 shows the transconductance
normalized with respect to the drain current [7] as a func-
tion of the gate-overdrive voltage , derived
from measurement on transistors in four different technologies;
Fig. 2. The transconductance normalized with respect to the gate-overdrive
voltage V , for four technologies.
clearly the normalized hardly changes over technology.
For output conductance we find the opposite: it is heavily de-
pendent on biasing, size, technology and typically sees large
voltage swings. For this reason the remainder of this section
reviews trends in output conductances. As a simple estimate
of linearity, let us assume an MOS transistor with a nonlinear
output conductance, and an output voltage consisting of a
sine superimposed on a dc voltage. The drain current can be
approximated by
(1)
The harmonic current components typically add to total har-
monic distortion, but can be suppressed with voltage loop gain.
Voltage loop gain at quasi-dc frequencies in transistor circuits
is the combined effect of a number of ratios and as such
also depends on transistor output conductance. Fig. 3 shows
graphs of transistor voltage gain and distortion, the latter ex-
pressed in output , as a function of the
effective gate-overdrive voltage . The curves are derived
from nonlinearly interpolated measurements on devices from
four technologies; the length of all transistors was 1 m for
comparison reasons. Note that the curves are independent of the
drain-current level.
Fig. 3(a) shows that at constant gate-overdrive voltage
and fixed drain source voltage (here 0.3 V) the voltage gain
of transistors decreases somewhat with newer technologies:
a factor 2 in four generations. Fig. 3(b) shows that with the
same scaling the output IP3 improves. The combined effect of
these two trends is that at fixed transistor length and at constant
voltage headroom, the quasi-dc circuit performance hardly
changes over technology. Note that constant voltage headroom
implies that no supply voltage downscaling is done.
B. DC Properties at Decreasing Voltage Headroom
With migration to more advanced CMOS processes usually
the supply voltage of a circuit realized in that technology is de-
creased, implying that the voltage headroom and signal swing
of individual transistors are also decreased. Fig. 4(a) shows the
transistor voltage gain, following from nonlinearly interpolated
measurements, now under the assumption that the quiescent
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Fig. 3. Various DC-properties of transistors as a function of the gate-overdrive voltage at fixed V = 0:3 V and L = 1 m for four technologies: (a) the gain
and (b) the output IP3.
Fig. 4. Various dc properties of transistors as a function of the gate-overdrive voltage with V proportional to the nominal supply voltage (0.3 V for 250 nm)
and L = 1 m for four technologies: (a) the gain, and (b) the output IP3.
and the signal swing are decreased proportional to the
nominal supply voltage, but still at constant transistor length;
Fig. 4(b) shows the corresponding output IP3. Note that in
order to compare only transistors in saturation, the ranges
are different for the four technologies.
Under the more realistice assumptions leading to Fig. 4, we
see that porting typically results in significantly lowered tran-
sistor voltage gain and output IP3. With this scaling scenario,
higher harmonic components may increase in amplitude despite
the smaller signal; the THD increases significantly. At circuit
level the degraded quasi-dc performance can be compensated by
techniques that boost gain, such as (regulated) cascodes. These
are, however, harder to fit within decreasing supply voltages.
Other solutions include a more aggressive reduction of signal
magnitude which requires a higher power consumption to main-
tain SNR levels.
AC Properties: The ac performance of transistors improves
with newer technologies: it is one of the main technology
drivers. As a first order estimate, two classes of capacitance are
important for speed: the intrinsic capacitances of transistors and
the junction capacitances. In this context intrinsic capacitances
are all capacitances related to actual MOS operation, including
overlap capacitances.
The impact of intrinsic capacitances hardly changes over
technology for transistors under analog operating conditions
with a fixed length. This can be illustrated using simple scaling
theories [8], [9] combined with square-law relations that are
satisfactory for illustrating trends. It follows that to first order
the unity gain frequency of transistors depends only on effective
gate-overdrive voltage and on channel length.
(2)
where is the oxide capacitance per unit area. With a fixed
transistor length, e.g., for voltage gain or accuracy reasons,
the transistor’s intrinsic speed hardly changes over technology.
Combined with the findings in the previous parts of this section,
it follows that there is a clear trade-off between gain and speed
via transistor length (see also [10]). Circuits in newer CMOS
technologies can hence achieve higher bandwidths but at the
cost of degraded quasi-dc performance.
Another aspect of ac performance is the junction capacitance.
With technology-scaling both the LDD structures and the actual
junctions become shallower, roughly proportional to the tech-
nology feature size. Also, the junction area roughly scales in
proportion to the minimum gate-length, while the dope level in-
crease does not significantly increase the capacitance per area.
Altogether this leads to a significantly reduced junction capaci-
tance per with newer technologies. This allows for better HF
and RF performance with technology evolution.
ANNEMA et al.: ANALOG CIRCUITS IN ULTRA-DEEP-SUBMICRON CMOS 135
IV. GATE LEAKAGE AND
Besides its impact on conventional properties of circuits and
devices, CMOS evolution introduces several new problems in
analog design. One of the new phenomena is gate leakage [11]:
gate current due to direct tunneling through the thin gate oxide.
This leakage depends mainly on gate-source voltage bias and
gate area.
One obvious implication of gate leakage is that the gate
input impedance includes the conventional input capacitance
in parallel to a tunnel conductance . These two have
identical area dependence, resulting in an that is area
independent and fairly independent of the drain-source voltage
. However, the tunnel current density for electrons and
holes is different mainly due to the differences in oxide barrier
height, resulting in (see Appendix B)
(3)
where is in [nm] and is in [V].
For signal frequencies higher than this the input
impedance is mainly capacitive and the MOSFET behaves as
a conventional MOSFET. Otherwise, below it is mainly
resistive and the gate leakage is dominant. Fig. 5 shows tens
of curves based on measurements on transistors with
different sizes and bias conditions in a 180-nm technology, and
shows the prediction using (3). It follows that in this technology
the gate appears to be capacitive for signal frequencies higher
than roughly 0.1 Hz, while it appears resistive only at very low
signal frequencies.
Analog applications typically apply transistors biased at low
and moderate gate-overdrive voltages. The corresponding
of a technology is then inside a relatively small frequency band.
Fig. 6 shows such bands for four technologies as derived
from measurements. This figure clearly illustrates that signal
frequencies for which the input impedance appears to be re-
sistive change from roughly 0.1 Hz in 180-nm technologies to
about 1 MHz in 65-nm CMOS.
will prove to be useful in the estimation of the impact of
gate leakage on other relevant properties of MOS transistors. A
number of estimations are given in the next section of this paper.
V. IMPACT OF GATE LEAKAGE
A. Limited Current Gain
Input bias current due to gate leakage is very similar to base
current in bipolar technologies and hence known solutions for
bipolar circuits can usually be applied in analog CMOS cir-
cuits with leaky gates. There are two major differences between
the bipolar base current and the CMOS gate current. First, in
CMOS the width and length can be selected—and are optimized
in analog designs—while in bipolar designs only the emitter
area (equivalent to MOSFET width) can be set while the base
width (equivalent to MOSFET length) is fixed. The result is that
in ultra-deep-submicron processes long CMOS transistors (that
are frequently required in conventional analog circuit designs,
Fig. 5. f as a function of the effective gate-overdrive voltage for different
NMOS-transistors in 180-nm CMOS, based on measurements and fitted using
(3).
Fig. 6. f ranges for typical analog applications, for NMOS transistors in
different CMOS technologies. For PMOS transistors, f is roughly a factor
3 lower.
for high output resistance or for low mismatch and flicker noise
reasons) may have a lower-than-unity current gain. Secondly
the bipolar base current is near zero under reverse bias condi-
tions, whereas the gate current is not which should be taken into
account, e.g., for switching applications.
The dc current gain can be estimated using . In strong in-
version and saturation at low gate-overdrive voltages, the drain
current is by rough approximation given by the square-law rela-
tion. Using the expression for for strong inversion
(see Appendix C)
with (3) the gate current at frequencies lower than can be
rewritten into
(4)
Substituting the gate-oxide thickness and with typical voltages
for analog applications yields the rule-of-thumb estimation of
for frequencies below
(5)
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Now, using the well-known quadratic approximation for the
drain current
it follows that at frequencies lower than , the current gain
of an MOS transistor in strong inversion and saturation is given
by (6). A similar relation can be derived for the weak-inversion
region:
(6)
In (6) both the carrier mobility and are about a factor 3
different for NMOS and PMOS transistors; the mobility ratio is
specific to silicon, the ratio is due to oxide barrier differ-
ences and therefore also material-related. This leads to (7) for
both types of transistors:
(7)
Fig. 7 shows the results of (7) and measurement results for
a few transistors in two leaky technologies (gate currents are
estimated for the 65-nm generation) at low effective gate-
overdrive voltages. Clearly visible from this figure are the strong
length dependence and the low current-gain for long transistors
in ultra-deep-submicron CMOS technologies. It follows that
long transistors cannot be usefully applied anymore in UDSM
technologies. The figure also illustrates that the square-law
estimation used in the derivation is adequate.
B. Self-Discharge Effects and Droop Rates
A large number of circuit designs apply MOS capacitances
for storing charge. Examples include switched-current circuits,
PLL loop filters, hold circuits and some switched capacitor cir-
cuits. Gate leakage causes a nonzero droop rate of the voltage
across MOS capacitances (see Fig. 8) and thereby puts a bound
on the maximum usable hold time and the minimum operating
frequency. The droop rate of the leaky gate capacitance is
With the relation derived in Appendix C it follows that the droop
rate in strong inversion is to a good approximation given by (8).
A similar relation follows in weak inversion.
(8)
For typical UDSM gate-oxide thicknesses and typical analog
operating conditions a rule-of-thumb estimation for the droop
rate of MOS capacitances is given in (9):
(9)
Fig. 7. Low-frequency current gain of MOS transistors in advanced CMOS
technologies as a function of gate length, at V = 0:5 V. The curves follow
from (7), 90-nm markers are based on measurements.
Fig. 8. (a) An MOS capacitance used in an (idealized) track-and-hold circuit,
and (b) the equivalent circuit in “hold.”
In words, the droop rate of a “stored” voltage on a MOS ca-
pacitor, in [V/s], is approximately equal to (in [Hz]). This
relation implies that for track-and-hold circuits the maximum
hold time for a droop amounting to is
(10)
Allowing, e.g., 1-mV drop on a sampled-and-held value, the
maximum usable hold time is in the millisecond range in
180-nm technologies, which is usually sufficient. However the
maximum hold time decreases rapidly with newer technolo-
gies, down to a typical value in the low nano second range
for 65-nm technologies. Note that this low maximum hold
time makes it impossible to apply MOS capacitors in low and
medium sample-rate A/D converters. Capacitors must then
be realized either using thick-oxide devices, or inter-metal
capacitances. If one can only use standard thin-oxide transistors
as capacitances, PMOS transistors are half an order better than
the NMOS transistors. Similar conclusions hold for PLL loop
filters and switched-current circuits.
C. Gate-Leakage Matching and Its Implications
Gate leakage is caused by quantum-mechanical tunneling and
depends on the layer thickness and the field strength. As such, it
also exhibits spread. Relative spread, or matching, usually limits
the achievable level of performance of analog circuits: it sets
a lower bound on figures such as offsets in amplifiers and the
accuracy in A/D converters.
Because spread and mismatch are dc effects, they do not
(from a fundamental point of view) require any additional
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Fig. 9. The spread of an MOS transistor in 65-nm CMOS with linear scaling ofW and L as a function of area: there are clear optima in the attainable matching.
power. However, in practice they prove to be a major imple-
mentation problem [12]. The usual way to get a sufficient level
of matching between MOS transistors is to simply spend area
[14], thereby increasing power consumption at a given speed,
because larger capacitances have to be charged [15].
Compared to the conventional mismatch sources, gate-
leakage mismatch now comes as an extra mismatch source
with a different area dependency. We found that, excluding
defect-like outliers, mismatch of gate leakage current is propor-
tional to the gate current level with a proportionality constant
of roughly , where is the transistor’s gate
area in square-microns. Assuming that conventional mismatch
and gate current mismatch are uncorrelated, the total relative
mismatch of a transistor’s drain current is roughly
(11)
where .
The first term is the conventional mismatch due to mis-
match in threshold voltage, with the matching coefficient
[12]–[14]. This is a technology-related factor that is
roughly proportional to the gate-oxide thickness, saturating in
UDSM technologies around 2–3 mV m [13]. The second term
is the mismatch in gate current as introduced here. Note that the
mismatch in the current factor of the transistors is neglected,
which is allowed for practical values of [14].
1) Improving Matching: The Classical Way: The classical
way—without incorporating gate current mismatch [14]—to
decrease mismatch is to spend area and to set an optimum
ratio. For a number of applications the input referred
mismatch of transistors is relevant; mini-
mization of input-referred mismatch typically comes down to
maximizing or increasing the gate-area in some way.
Decreasing output referred mismatch can be achieved by
lowering or by increasing the gate-area of the transistor.
By linearly scaling and of a transistor, its bias settings are
unchanged while the matching improves proportionally to the
scale factor. When scaling only device widths, and keeping
constant the current level increases proportionally and matching
improves as the square root of the width scale factor [16].
2) Improving Matching: Including Gate-Leakage Effects: If
gate leakage mismatch is accounted for, like in (11), the conven-
tional mismatch decreasing rules cannot be applied any more.
The impact of gate-leakage mismatch on the overall mismatch
of MOS transistors is again best illustrated using the square-law
relation; this relation is sufficient for rough estimation purposes.
With expression (7) for the current gain of a MOS transistor it
follows that
(12)
where is related to conventional mismatch and is related to
gate current mismatch. In the classical way the matching could
be improved by spending more area in any way. In UDSM tech-
nologies, (12) shows that by spending more area the conven-
tional mismatch contribution always decreases but that at the
same time the gate-mismatch contribution may increase. This
latter contribution increases if the transistor length increases, as
is the case with linear scaling of and of the transistors.
Hence, with linear scaling by increasing and , the total rela-
tive mismatch in drain current may increase for large gate areas,
which effectively limits the maximum usable transistor area. For
180-nm and 120-nm CMOS technologies this maximum usable
area is very large and hence the attainable levels of matching are
very good. However, for the 90-nm (measured matching) and
65-nm (estimated matching) generation this yields maximum
usable areas in the order of respectively m and m :
then gate-leakage mismatch is a significant effect that limits the
attainable matching. This is illustrated in Fig. 9. In this case, ac-
tive mismatch cancellation techniques or matching-insensitive
designs are required.
On the other hand, scaling only the transistor width and
scaling the current levels in proportion, both the gate-leakage
contribution and the conventional matching term improve with
the square root of the scale factor. This is illustrated in Fig. 10.
In this case essentially any level of matching can be obtained at
the expense of area and power consumption. Active matching
cancellation techniques are not required here, but can be used
to break the area–power-matching relation.
D. Noise
Just as any current across a junction, gate leakage exhibits
shot noise with current density . As such, it is
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Fig. 10. The spread of an MOS transistor in 65-nm CMOS with width scaling, and constant L as a function of area: no minimum in the attainable matching at
the cost of increased power consumption.
Fig. 11. Porting older designs to newer CMOS technology: (a) with supply voltage down scaling with a significant power consumption increase, and (b) a
high-voltage version of the original circuit can operate at higher-than-nominal supply voltages with its associated lower power consumption. Implementation
overhead to enable high-voltage operation increases power consumption.
equivalent to base currents in bipolar transistors. Note that at RF
frequencies effects like the induced gate noise also contribute
to the total gate noise [17], [18]. Noise in the gate current will
therefore limit noise performance in analog circuits in UDSM
CMOS.
VI. A SOLUTION: LIVING OUTSIDE RAILS
The two major problems associated with analog circuit de-
sign in UDSM technologies are the low supply voltage and
the gate-leakage related effects. One strategy to deal with the
low-supply drawback is to operate critical parts of analog cir-
cuits at a supply voltage significantly higher than the nominal
supply voltage for the CMOS process used. This typically re-
duces the power consumption significantly at a given level of
performance [19]–[21], but requires a focus on lifetime issues
such as oxide breakdown [22], hot carriers [23], [24], NBTI [25]
and junction breakdown [26]. Generally junction breakdown is
not a major issue while hot carrier degradation does not play
a significant role at supply voltages lower than 1 V. The other
two effects need to be limited by a suitable limitation of ter-
minal-pair voltages. Techniques known from high-voltage I/O
circuits can be readily used for this. A brief review is presented
at the end of this section.
Analog Circuits at High Supply Voltages: The effect of op-
eration of analog circuits in UDSM CMOS at a high supply
voltage, up to a few times as high as the nominal supply voltage
for the process, is illustrated in Fig. 11. Both curves
in Fig. 11(a) and (b) show the minimum power consumption as
a function of the supply voltage, for a circuit in a CMOS tech-
nology at constant performance, with optimized bias settings
and device dimensions for each technology and supply voltage
[6]. In these figures, the upper curves (tech1) correspond to an
older technology while the lower curve (tech2) is a newer tech-
nology. For analog, the migration to a newer CMOS technology
with its associated lower nominal supply voltage results in in-
creased power consumption at fixed performance, indicated by
the a) arrow in Fig. 11(a). Note that the jump to another curve
corresponds to going to another technology with the same cir-
cuit topology. However, implementing the circuit in such a way
that it runs at a high supply voltage can significantly decrease
power consumption; this is indicated by arrow b) in Fig. 11(b).
For reliability reasons typically circuit overhead is required, re-
sulting in the upward part of the b) arrow.
An obvious advantage of migration to more advanced
CMOS technologies is that it enables selective application of
low-voltage transistors with their specific advantages and dis-
advantages. Especially interesting is the digital computational
power that can solve many deterministic analog inaccuracies
(e.g., mismatch and distortion).
Running Analog Circuits at High Supply Voltages: For cir-
cuits operating at high supply voltages, a number of robust high-
voltage-tolerant transistors can be used to replace the standard
transistors that can only reliably operate up to nominal supply
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Fig. 12. Ways to implement high-voltage tolerant transistors in standard
CMOS: (a) thick-oxide transistor; (b) (thick-oxide) cascode; (c) retractable
cascode composite transistor.
voltages. Fig. 12 presents three examples known from high-
voltage (HV) I/O circuits. A number of circuits and blocks with
analog behavior implementing the retractable cascode HV tran-
sistors shown in Fig. 12(c) were discussed in [3] and [27]. These
HV transistors enable direct reuse of most older circuit architec-
tures, running at supply voltages corresponding to the original
design: high supply voltages when related to the nominal supply
voltage of the CMOS process used. Extended-drain transistors
that can be realized in standard CMOS could also be used; such
structures are described in [28].
The easiest way is to use the (commonly available) thick-
oxide transistor [Fig. 12(a)] that is comparable to a two-gen-
erations-old standard transistor. However, in order to benefit
from technology scaling compound structures using thin-oxide
transistors, as in Fig. 12(b) or (c),1 typically outperform the
thick-oxide transistor in Fig. 12(a) in the fields of matching,
noise and output impedance. These compound structures
have some disadvantages: they are asymmetric, do not solve
gate-leakage issues, and require suitable cascode voltages at
power-up.
Careful selection of the analog sections to run at high supply
voltages, and careful selection of the best type of transistor (thin
oxide, thick oxide, or compound) will to a great extent circum-
vent one of the main roadblocks in UDSM CMOS technolgies:
the low nominal supply voltage. Note that thick-oxide transis-
tors also solve gate-leakage issues as their gate leakage is usu-
ally negligible.
VII. CONCLUSION
Modern and future UDSM CMOS introduce several new
problems for analog circuit design. From a fundamental point
of view, lowering the analog supply voltage leads to an increase
in power dissipation at constant performance. This increase
in power dissipation becomes drastic as the supply voltage
approaches the threshold voltage plus a few hundred millivolts,
as illustrated in Fig. 1.
1The retractable cascode structure typically uses one cascode with a fixed gate
voltage, and one or more cascodes with variable gate voltages. In Fig. 12(c),
the variable gate voltage is soft-switched by two PMOS transistors between
the drain voltage of the switched transistor and the nominal supply voltage,
whichever is highest.
When migrating to modern technologies the quasi-dc analog
transistor properties hardly change, as long as constant tran-
sistor lengths and terminal voltages are used. However, if the
supply voltage is reduced according to the technology roadmap,
the analog performance is lowered because of the lower bias
voltages. Nonlinear output conductance in combination with re-
duced voltage gain pose limits with respect to linearity of (feed-
back) circuits.
Gate leakage becomes a serious problem in upcoming
technologies, especially if long transistors are used. A pa-
rameter is introduced that enables quick estimations of
gate-leakage related effects. Besides gate leakage itself, mis-
match in gate leakage introduces new limitations. Mismatch
cannot be tackled anymore by simply spending more area for
transistors: when the transistor length is increased an upper
limit to matching is encountered. Here, increasing area does
not automatically improve overall matching anymore, except
if higher power consumption is accepted or active cancellation
techniques are applied.
Operating critical parts at higher supply voltages, by ex-
ploiting combinations of thin- and thick-oxide transistors can
solve the low voltage as well as the gate leakage problems.
Composite transistors are presented in Fig. 12 to solve this
problem in a practical way. In summary: unlike digital designs,
analog circuits benefit from technology scaling if the supply
voltages are not scaled down.
APPENDIX A
In this Appendix, known performance–power relations for
active circuits are briefly reviewed and their impact is discussed.
A. Performance in SNR: Total Integrated Noise
A number of papers on the relation between analog perfor-
mance and power consumption specify the performance in only
its signal-to-noise-ratio (SNR) and the signal bandwidth [4], [5].
Typically, only the total integrated thermal noise is taken into
account. In these papers, a system as depicted in Fig. 13(a) is
used: an unspecified analog circuit represented by a resistance
or conductance.
Including only thermal noise integrated over the total noise
bandwidth of the circuit, the integrated noise voltage and the
required (class-A) bias current are
These equations lead to a minimum power consumption of an
analog circuit given by
where is the ratio between the peak-peak signal swing and
the supply voltage [15], is the efficiency of using supply
current [15], are Boltzmann’s constant and the temperature,
respectively, SNR is the circuit’s signal-to-noise ratio as a power
ratio, is the signal frequency, is the signal amplitude.
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Fig. 13. (a) Circuit representation assumed for the power-performance relations: a circuit with an output resistance and an output load, and (b) actual circuit
topology used in [6].
Taking into account only thermal noise, the power consump-
tion required for some SNR is technology independent if both
the parameters and are invariant over technology. In
general, and increase with newer technologies because
of voltage overhead (e.g., to accommodate gate-source over-
drive voltage and saturation [15]) and due to the use of folded
structures.
B. Performance in SNR: Bandwidth Limited Noise
For many circuits the total integrated thermal noise at the
output is irrelevant: only the noise within some frequency band
is of interest. In this case, neither the thermal noise nor the re-
quired bias current is related to the output capacitance: this ca-
pacitance is now purely parasitic. For this type of circuit, the
integrated thermal noise voltage is2
where is the relevant frequency band.
For ordinary active electronic components, the transconduc-
tance is a function of the bias current and of some voltage.
For bipolar transistors and MOS transistors
where a lower bound to the effective gate-source over-
drive voltage for MOS transistors is weak-inversion
(bipolar-like) operation. These two expressions can be cap-
tured in one: where is something like
equivalent effective overdrive voltage. The minimum power
consumption to reach a certain SNR is then
It also follows that the power consumption is proportional to the
targeted SNR. However, lowering the supply voltage (and signal
swing) without decreasing the increases the required power
consumption. Note that this situation always occurs with bipolar
transistors and MOS transistors in moderate or weak inversion.
2Actually the noise should be corrected with the circuit noise excess factor.
For simplicity reasons this is neglected here.
C. Performance in SINAD: Total Integrated Noise
In many analog circuits, both noise and distortion are relevant
to the performance. For those circuits the signal-to-noise-and-
distortion ratio (SINAD or SNDR) may be the right way to ex-
press the performance. Examples of circuits for which this type
of performance is relevant include switched-capacitor circuits
and track-and-hold circuits. The circuit corresponds to that in
Fig. 13(b). In general, it is an unspecified analog circuit driving
an explicit load capacitance as shown in Fig. 13(a). The actual
analog circuit can be anything ranging from a nonlinear resis-
tance to an analog amplifier with any amount of global or local
feedback. In [6], it was shown that, taking the total integrated
thermal noise into account, for weakly nonlinear analog circuits
with a dominant load capacitor the absolute minimum power
consumption is
where is the ordinal number of the dominant harmonic,
links higher harmonics to the first harmonic3 as ,
and is the inverse of the function between the conduc-
tance and bias current of a circuit.
In the derivation of this expression, distortion, and noise
are traded against each other in such a way that a maximum
performance–power consumption ratio is reached. Note that
this general expression is much more complex than its SNR-
based counterpart, presented in Section A. For ordinary weakly
nonlinear analog circuits, substituting the function and
results in a circuit-specific SINAD-P relation with many
similarities to the SNR-P relation mentioned above; see [6]
for two examples. The biggest difference between the SNR
expression and the SINAD expression is that the latter contains a
multiplicative term that increases with decreasing signal swing,
and hence with the lower supply voltage that comes with newer
CMOS generations.
3These variables describe the nonlinearity of the analog circuit and follow
from a Taylor series expansion of the dc-transfer curve of the circuit.
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With the assumptions leading to the SNR limit (marginally
preventing both clipping and slewing) straightforward mathe-
matics shows that the complex SINAD-P expression collapses
to the SNR-P one4 in Section A:
D. Performance in SINAD: Bandwidth Limited Noise
For circuits dealing with a SINAD performance specifica-
tion, either the total integrated noise or bandwidth limited noise
may be relevant. In the case of bandwidth-limited noise, there
is no need for an explicit load capacitance. As a direct conse-
quence of the absence of any required bandwidth limitation,
from a mathematical point of view harmonic distortion is zero.
The relation between power consumption and bandwidth-lim-
ited SINAD therefore equals the relation for power and band-
width-limited noise under .
E. Summary
From a fundamental point of view it can be concluded that
lowering the supply voltage increases the power-performance
ratio, with exception of the simplest case described under A.
Moreover, any voltage overhead worsens the power-per-
formance ratio with decreasing supply voltage , typically
introducing a multiplicative term in the power
relation.
F. Exceptions to the Rule
Most analog circuits comply with the power-performance
relations discussed here. Obvious exceptions to this rule are
circuits that are overly robust in some aspect, for example
most flash A/D converters that minimize mismatch issues by
spending area, or that cannot satisfy some scaling issues, e.g.,
low-noise amplifiers.
Flash A/D Converters: Practical findings indicate that the
power consumption in flash A/D converters is not determined
by thermal noise issues, see, e.g., [15]. Typically, low-resolu-
tion flash converters aim to reach a certain level of matching, by
spending area, at some operating frequency. Under these con-
ditions matching and speed requirements determine the power
consumption, and consequently the power consumption of flash
A/D converters decreases with newer CMOS generations be-
cause of better matching properties. However, when using ac-
tive matching techniques [15], [29], [30], the need to spend area
for matching is absent and the power–performance relation is
determined by SNR issues again [15]. Note that it is a funda-
mental property of dc-type disturbances that no power is needed
for their minimization. The apparent independence of SNR and
power consumption in flash A/D converters is therefore due to
the practical way mismatch is dealt with.
Low-Noise Amplifiers: Other circuits that do not comply
with the discussed power-performance relations include RF
4This is true for at least most of the g (I) functions that can be realized in
standard electronics.
low-noise amplifiers (LNAs). In the derivation of these rela-
tions, the signal swing is optimized for a given supply voltage.
However, in LNA-type circuits the signal swing is fixed and
lower supply voltages result in somewhat degraded bias cir-
cuitry and in a lower implementation overhead [15]. The overall
result is that for circuits with a fixed very low signal swing,
the power–performance ratio can improve with newer CMOS
generations [31], [32].
APPENDIX B
Using a simplified relation for gate current based on the gate
current model in MOS Model 11 [33], we can write the fol-
lowing relation for a MOSFET in saturation. In this relation,
the effects of overlap regions are neglected:
where is the effective gate bias, given by
and and are constants given by
In the above, determines the subthreshold slope
is the oxide potential barrier ( V for elec-
trons, V for holes), and and are physical
parameters dependent on oxide thickness , channel length
and channel width . For electrons, we can write
As a simple approximation, we get the following expressions
for the factors and , now with the oxide thickness in [nm]
and assuming NMOS transistors. Note that gate current is pro-
portional to the total gate area.
For the input capacitance , we find (also neglecting the
overlap regions) the following relation, where is the total
oxide capacitance. Note that this term is also proportional to the
gate area.
with
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Fig. 14. Ratio g =i as a function of gate bias v . Markers are
measurement results and curves are predicted results using (13) and both
expressions of (14).
The frequency where the imaginary part and the real part of the
input impedance are equal is
with
it follows that in strong inversion and saturation, where
and and
for NMOS transistors can be approximated by
Similar relations can be derived for the moderate and weak
inversion regions, and the linear region. For PMOS transistors
is roughly a factor 3 lower due to the higher oxide poten-
tial barrier .
APPENDIX C
The relation between gate conductance and gate current can
be used in a number of expressions that link some gate-leakage
related property to the size-independent . In this paper the
properties discussed are the dc-current gain and the self-dis-
charge droop-rate of MOS-capacitances. Using Appendix B, the
tunnel conductance can be readily calcu-
lated. The normalized gate conductance is then
(13)
In strong inversion and weak inversion, respectively, this re-
lation can be approximated by the following ones. Note that
the dimensions are correct because of implicit multiplication by
appropriate scale factors.
(14)
As an example, Fig. 14 shows measured data for a
10 m 10 m transistor in a 120-nm technology, with
the more exact expression and the two approximations for the
weak inversion and strong inversion region. Clearly the simple
relations comply very well to measurements.
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